

Appln. Serial No. 10/008,872
Amendment Dated June 9, 2005
Reply to Office Action Mailed March 9, 2005

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

1 1. (Original) A wireless transceiver device, comprising:
2 modulation circuitry for modulating and demodulating signals that are transmitted over
3 the airwaves;
4 frequency conversion circuitry for up converting and down converting between radio
5 frequency signals and baseband frequency signals;
6 digital-to-analog conversion circuitry for converting from analog to digital and from
7 digital to analog; a radio controller; and
8 baseband processing circuitry including a first in, first out memory structure for storing
9 addresses for accessing data blocks.

1 2. (Original) The wireless transceiver of claim 1 further including a plurality of command
2 blocks formed within a memory structure, which command blocks include addresses of data
3 blocks stored within random access memory.

1 3. (Original) The wireless transceiver of claim 2 wherein the first in, first out memory
2 structure includes pointers that define addresses of the command blocks.

1 4. (Original) The wireless transceiver of claim 2 further forming a memory portion for
2 storing an indicator for indicating whether a command block is in use.

1 5. (Currently amended) The wireless transceiver of claim 1 wherein the modulation
2 circuitry includes ~~GPSK~~ Gaussian Phase Shift Keying modulation and demodulation circuitry.

1 6. (Currently amended) The wireless transceiver of claim 1 wherein the frequency
2 conversion circuitry converts directly between ~~RF~~ radio frequency and baseband.

Appln. Serial No. 10/008,872
Amendment Dated June 9, 2005
Reply to Office Action Mailed March 9, 2005

1 7. (Original) A method for storing and transmitting data, comprising:
2 storing a data block in random access memory; and
3 storing a pointer that corresponds to the data block in a first in, first out memory
4 structure.

1 8. (Original) The method of claim 7 wherein the pointer comprises an address of a
2 command block.

1 9. (Original) The method of claim 8 further including the step of storing an address of the
2 data block in the command block.

1 10. (Original) The method of claim 9 further including the step of setting a signal in a
2 defined memory location, which signal indicates that the address in the command block is for
3 data that has yet to be successfully transmitted and therefore that the command block is busy.

1 11. (Original) The method of claim 10 wherein an address for a data block is only stored
2 in a command block if an indicator reflects that the command block does not contain the address
3 of a data block that has yet to be successfully transmitted.

1 12. (Original) The method of claim 7 further including the step of evaluating a command
2 block address stored within a FIFO pointer.

1 13. (Original) The method of claim 12 further including examining the contents of the
2 command block specified by the pointer to determine a data block address.

1 14. (Original) The method of claim 13 further including the step of evaluating at least the
2 first memory location of the data block whose address is specified in the command block to
3 determine the size of the data block.

Appn. Serial No. 10/008,872
Amendment Dated June 9, 2005
Reply to Office Action Mailed March 9, 2005

1 15. (Original) The method of claim 14 further including the step of retrieving an amount
2 of data corresponding to the size data block specified in claim 14 and transmitting that data to a
3 radio modem for transmission over a wireless airwaves.

1 16. (Original) The method of claim 15 further including the step of resetting the indicator
2 signal if the transmission was successful.

1 17. (Original) A memory structure formed within a baseband processing system,
2 comprising: a random access memory portion for storing data blocks that are to be transmitted in
3 a first in, first out order; and a first in, first out memory structure for storing pointers that
4 correspond to the data blocks.

1 18. (Original) The memory structure of claim 17 wherein a plurality of command blocks
2 are defined within the random access memory wherein each command block is for specifying an
3 address of a data block that is to be transmitted.

1 19. (Original) The memory structure of claim 18 further including a defined memory
2 portion for storing command block indicators for each command block, which indicators specify
3 whether its corresponding command block includes the address of a data block that has yet to be
4 transmitted successfully.

1 20. (Original) The memory structure of claim 19 wherein the memory portions for storing
2 the indicators are each one bit in length.

1 21. (Original) The memory structure of claim 18 wherein the memory portions for storing
2 the command blocks are each four bytes in length.

1 22. (Original) The memory structure of claim 17 wherein the first in, first out memory
2 structure defines a plurality of first in, first out memory blocks wherein each first in, first out
3 memory relates to data blocks that are to be transmitted to a particular device.